

WEST[Help](#)[Logout](#)[Interrupt](#)

09/843,198

[Main Menu](#) | [Search Form](#) | [Posting Counts](#) | [Show S Numbers](#) | [Edit S Numbers](#) | [Preferences](#) | [Cases](#)
Search Results -[Terms](#)[Documents](#)

L5 and (resist near5 patterning)

3

Database:

US Patents Full-Text Database
 US Pre-Grant Publication Full-Text Database
 JPO Abstracts Database
 EPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

▲
▼

▲
▼

[Refine Search](#)[Recall Text](#)[Clear](#)**Search History****DATE: Sunday, September 15, 2002** [Printable Copy](#) [Create Case](#)**Set Name Query**

side by side

<u>Hit Count</u>	<u>Set Name</u>
result set	

DB=USPT; PLUR=YES; OP=OR

<u>L6</u>	L5 and (resist near5 patterning)	3	<u>L6</u>
<u>L5</u>	L4 and (copper near2 plating)	65	<u>L5</u>
<u>L4</u>	L1 and cmp	202	<u>L4</u>
<u>L3</u>	L1 and (cmp or (chemical mechanical polishing))	459	<u>L3</u>
<u>L2</u>	L1 and cmp or (chemical mechanical polishing)	1079242	<u>L2</u>
<u>L1</u>	copper adj seed	500	<u>L1</u>

END OF SEARCH HISTORY

WEST**Search Results - Record(s) 1 through 3 of 3 returned.** 1. Document ID: US 6350688 B1

L6: Entry 1 of 3

File: USPT

Feb 26, 2002

US-PAT-NO: 6350688

DOCUMENT-IDENTIFIER: US 6350688 B1

TITLE: Via RC improvement for copper damascene and beyond
technology

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KMC
Draw Desc Image											

 2. Document ID: US 6225226 B1

L6: Entry 2 of 3

File: USPT

May 1, 2001

US-PAT-NO: 6225226

DOCUMENT-IDENTIFIER: US 6225226 B1

TITLE: Method for processing and integrating copper interconnects

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KMC
Draw Desc Image											

 3. Document ID: US 6184138 B1

L6: Entry 3 of 3

File: USPT

Feb 6, 2001

US-PAT-NO: 6184138

DOCUMENT-IDENTIFIER: US 6184138 B1

TITLE: Method to create a controllable and reproducible dual copper
damascene structure

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	KMC
Draw Desc Image										

Terms	Documents
L5 and (resist near5 patterning)	3

Display Format:

[Previous Page](#) [Next Page](#)

WEST[Help](#)[Logout](#)[Interrupt](#)[Main Menu](#) | [Search Form](#) | [Posting Counts](#) | [Show S Numbers](#) | [Edit S Numbers](#) | [Preferences](#) | [Cases](#)**Search Results -**[Terms](#)[Documents](#)

L10 and (diffusion near barrier)

3

Database:

- US Patents Full-Text Database
- US Pre-Grant Publication Full-Text Database
- JPO Abstracts Database
- EPO Abstracts Database
- Derwent World Patents Index
- IBM Technical Disclosure Bulletins

Search:

[Refine Search](#)[Recall Text](#)[Clear](#)**Search History****DATE:** Sunday, September 15, 2002 [Printable Copy](#) [Create Case](#)

Set Name Query

side by side

DB=USPT; PLUR=YES; OP=OR

<u>Set Name</u>	<u>Query</u>	<u>Hit Count</u>	<u>Set Name</u>
		result set	
<u>L11</u>	L10 and (diffusion near barrier)	3	<u>L11</u>
<u>L10</u>	L9 and patterning	7	<u>L10</u>
<u>L9</u>	L8 and plating	9	<u>L9</u>
<u>L8</u>	L4 and (developing near5 (resist or photoresist))	13	<u>L8</u>
<u>L7</u>	L4 and (trimming near5 resist)	0	<u>L7</u>
<u>L6</u>	L5 and (resist near5 patterning)	3	<u>L6</u>
<u>L5</u>	L4 and (copper near2 plating)	65	<u>L5</u>
<u>L4</u>	L1 and cmp	202	<u>L4</u>
<u>L3</u>	L1 and (cmp or (chemical mechanical polishing))	459	<u>L3</u>
<u>L2</u>	L1 and cmp or (chemical mechanical polishing)	1079242	<u>L2</u>
<u>L1</u>	copper adj seed	500	<u>L1</u>

END OF SEARCH HISTORY

WEST[Generate Collection](#)[Print](#)**Search Results - Record(s) 1 through 7 of 7 returned.** **1. Document ID: US 6433432 B1**

L10: Entry 1 of 7 File: USPT Aug 13, 2002

US-PAT-NO: 6433432

DOCUMENT-IDENTIFIER: US 6433432 B1

TITLE: Semiconductor device having fluorined insulating film and reduced fluorine at interconnection interfaces and method of manufacturing the same

[Full](#) [Title](#) [Citation](#) [Front](#) [Review](#) [Classification](#) [Date](#) [Reference](#) [Sequences](#) [Attachments](#) [KMC](#)
[Draw Desc](#) [Image](#) **2. Document ID: US 6420261 B2**

L10: Entry 2 of 7 File: USPT Jul 16, 2002

US-PAT-NO: 6420261

DOCUMENT-IDENTIFIER: US 6420261 B2

TITLE: Semiconductor device manufacturing method

[Full](#) [Title](#) [Citation](#) [Front](#) [Review](#) [Classification](#) [Date](#) [Reference](#) [Sequences](#) [Attachments](#) [KMC](#)
[Draw Desc](#) [Image](#) **3. Document ID: US 6280640 B1**

L10: Entry 3 of 7 File: USPT Aug 28, 2001

US-PAT-NO: 6280640

DOCUMENT-IDENTIFIER: US 6280640 B1

TITLE: Process for manufacturing a chip carrier substrate

[Full](#) [Title](#) [Citation](#) [Front](#) [Review](#) [Classification](#) [Date](#) [Reference](#) [Sequences](#) [Attachments](#) [KMC](#)
[Draw Desc](#) [Image](#) **4. Document ID: US 6262376 B1**

L10: Entry 4 of 7 File: USPT Jul 17, 2001

US-PAT-NO: 6262376
DOCUMENT-IDENTIFIER: US 6262376 B1

TITLE: Chip carrier substrate

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments
Draw Desc Image									KMC

5. Document ID: US 6110819 A

L10: Entry 5 of 7 File: USPT Aug 29, 2000

US-PAT-NO: 6110819
DOCUMENT-IDENTIFIER: US 6110819 A

TITLE: Interconnect structure using Al.sub.2 Cu for an integrated circuit chip

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments
Draw Desc Image									KMC

6. Document ID: US 5925933 A

L10: Entry 6 of 7 File: USPT Jul 20, 1999

US-PAT-NO: 5925933
DOCUMENT-IDENTIFIER: US 5925933 A

TITLE: Interconnect structure using Al.sub.2 -Cu for an integrated circuit chip

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments
Draw Desc Image									KMC

7. Document ID: US 5565707 A

L10: Entry 7 of 7 File: USPT Oct 15, 1996

US-PAT-NO: 5565707
DOCUMENT-IDENTIFIER: US 5565707 A

TITLE: Interconnect structure using a Al.sub.2 Cu for an integrated circuit chip

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments
Draw Desc Image									KMC

[Generate Collection](#)[Print](#)

Terms	Documents
L9 and patterning	7

[Display Format:](#) [TI](#) [Change Format](#)[Previous Page](#) [Next Page](#)

WEST[Generate Collection](#)[Print](#)**Search Results - Record(s) 1 through 3 of 3 returned.**

1. Document ID: US 6110819 A

L11: Entry 1 of 3

File: USPT

Aug 29, 2000

US-PAT-NO: 6110819

DOCUMENT-IDENTIFIER: US 6110819 A

TITLE: Interconnect structure using Al.sub.2 Cu for an integrated circuit chip

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	KMC
Draw Desc Image										

2. Document ID: US 5925933 A

L11: Entry 2 of 3

File: USPT

Jul 20, 1999

US-PAT-NO: 5925933

DOCUMENT-IDENTIFIER: US 5925933 A

TITLE: Interconnect structure using Al.sub.2 -Cu for an integrated circuit chip

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	KMC
Draw Desc Image										

3. Document ID: US 5565707 A

L11: Entry 3 of 3

File: USPT

Oct 15, 1996

US-PAT-NO: 5565707

DOCUMENT-IDENTIFIER: US 5565707 A

TITLE: Interconnect structure using a Al.sub.2 Cu for an integrated circuit chip

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	KMC
Draw Desc Image										

[Generate Collection](#)[Print](#)

Terms	Documents
L10 and (diffusion near barrier)	3

Display Format:

[Previous Page](#) [Next Page](#)